2
2
* @file adi_tmr_config.h
3
3
* @brief GP and RGB timer device driver configuration
4
4
-----------------------------------------------------------------------------
5
- Copyright (c) 2016 Analog Devices, Inc.
5
+ Copyright (c) 2016-2018 Analog Devices, Inc.
6
6
7
7
All rights reserved.
8
8
@@ -169,7 +169,13 @@ POSSIBILITY OF SUCH DAMAGE.
169
169
a value of 0 - 39. Please refer hardware reference manual to know
170
170
which events can be captured by a particular GP timer.
171
171
*/
172
+ #if defined(__ADUCM3029__ )
173
+ #define TMR0_CFG_EVENT_CAPTURE (9u)
174
+ #elif defined(__ADUCM4050__ )
172
175
#define TMR0_CFG_EVENT_CAPTURE (27u)
176
+ #else
177
+ #error TMR is not ported for this processor
178
+ #endif
173
179
174
180
/*************************************************************
175
181
GP Timer 0 PWM0 Configuration
@@ -295,8 +301,13 @@ POSSIBILITY OF SUCH DAMAGE.
295
301
a value of 0 - 39. Please refer hardware reference manual to know
296
302
which events can be captured by a particular GP timer.
297
303
*/
304
+ #if defined(__ADUCM3029__ )
305
+ #define TMR1_CFG_EVENT_CAPTURE (15u)
306
+ #elif defined(__ADUCM4050__ )
298
307
#define TMR1_CFG_EVENT_CAPTURE (28u)
299
-
308
+ #else
309
+ #error TMR is not ported for this processor
310
+ #endif
300
311
/*************************************************************
301
312
GP Timer 1 PWM0 Configuration
302
313
*************************************************************/
@@ -419,8 +430,13 @@ POSSIBILITY OF SUCH DAMAGE.
419
430
a value of 0 - 39. Please refer hardware reference manual to know
420
431
which events can be captured by a particular GP timer.
421
432
*/
433
+ #if defined(__ADUCM3029__ )
434
+ #define TMR2_CFG_EVENT_CAPTURE (6u)
435
+ #elif defined(__ADUCM4050__ )
422
436
#define TMR2_CFG_EVENT_CAPTURE (27u)
423
-
437
+ #else
438
+ #error TMR is not ported for this processor
439
+ #endif
424
440
/*************************************************************
425
441
GP Timer 2 PWM0 Configuration
426
442
*************************************************************/
@@ -451,7 +467,7 @@ POSSIBILITY OF SUCH DAMAGE.
451
467
452
468
/*! @} */
453
469
454
-
470
+ #if defined( __ADUCM4050__ )
455
471
/*************************************************************
456
472
RGB Timer Configuration
457
473
*************************************************************/
@@ -629,7 +645,7 @@ POSSIBILITY OF SUCH DAMAGE.
629
645
the PWM output remains idle. It can be any value from 0 to 65535.
630
646
*/
631
647
#define TMR3_CFG_PWM2_MATCH_VALUE (0u)
632
-
648
+ #endif
633
649
/*! @} */
634
650
635
651
/*************************************************************
@@ -676,9 +692,17 @@ POSSIBILITY OF SUCH DAMAGE.
676
692
#error "Invalid configuration"
677
693
#endif
678
694
695
+ #if defined(__ADUCM3029__ )
696
+ #if TMR0_CFG_EVENT_CAPTURE > 15u
697
+ #error "Invalid configuration"
698
+ #endif
699
+ #elif defined(__ADUCM4050__ )
679
700
#if TMR0_CFG_EVENT_CAPTURE > 39u
680
701
#error "Invalid configuration"
681
702
#endif
703
+ #else
704
+ #error TMR is not ported for this processor
705
+ #endif
682
706
683
707
#if TMR0_CFG_ENABLE_PWM0_MATCH_MODE > 1u
684
708
#error "Invalid configuration"
@@ -736,9 +760,17 @@ POSSIBILITY OF SUCH DAMAGE.
736
760
#error "Invalid configuration"
737
761
#endif
738
762
763
+ #if defined(__ADUCM3029__ )
764
+ #if TMR1_CFG_EVENT_CAPTURE > 15u
765
+ #error "Invalid configuration"
766
+ #endif
767
+ #elif defined(__ADUCM4050__ )
739
768
#if TMR1_CFG_EVENT_CAPTURE > 39u
740
769
#error "Invalid configuration"
741
770
#endif
771
+ #else
772
+ #error TMR is not ported for this processor
773
+ #endif
742
774
743
775
#if TMR1_CFG_ENABLE_PWM0_MATCH_MODE > 1u
744
776
#error "Invalid configuration"
@@ -796,9 +828,17 @@ POSSIBILITY OF SUCH DAMAGE.
796
828
#error "Invalid configuration"
797
829
#endif
798
830
831
+ #if defined(__ADUCM3029__ )
832
+ #if TMR2_CFG_EVENT_CAPTURE > 15u
833
+ #error "Invalid configuration"
834
+ #endif
835
+ #elif defined(__ADUCM4050__ )
799
836
#if TMR2_CFG_EVENT_CAPTURE > 39u
800
837
#error "Invalid configuration"
801
838
#endif
839
+ #else
840
+ #error TMR is not ported for this processor
841
+ #endif
802
842
803
843
#if TMR2_CFG_ENABLE_PWM0_MATCH_MODE > 1u
804
844
#error "Invalid configuration"
@@ -812,6 +852,7 @@ POSSIBILITY OF SUCH DAMAGE.
812
852
#error "Invalid configuration"
813
853
#endif
814
854
855
+ #if defined(__ADUCM4050__ )
815
856
/*************************************************************
816
857
RGB Timer Macro Validation
817
858
**************************************************************/
@@ -896,6 +937,7 @@ POSSIBILITY OF SUCH DAMAGE.
896
937
#error "Invalid configuration"
897
938
#endif
898
939
940
+ #endif
899
941
/*! @} */
900
942
901
943
0 commit comments