Skip to content

Commit b6c2762

Browse files
Archcadyadbridge
authored andcommitted
Fix GCC compile errors
1 parent e757040 commit b6c2762

File tree

2 files changed

+8
-8
lines changed

2 files changed

+8
-8
lines changed

targets/TARGET_Realtek/TARGET_AMEBA/TARGET_RTL8195A/device/TOOLCHAIN_GCC_ARM/rtl8195a.ld

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -162,21 +162,21 @@ SECTIONS
162162

163163
.bss.sram1 (NOLOAD) :
164164
{
165-
__bss_sram1_start__ = .;
165+
__bss_sram_start__ = .;
166166
*rtl8195a_crypto.o (.bss* COMMON)
167167
*mbedtls*.o (.bss* COMMON)
168168
*(.bss.thread_stack_main)
169-
__bss_sram1_end__ = .;
169+
__bss_sram_end__ = .;
170170
} > SRAM1
171171

172172
.bss.sram2 (NOLOAD) :
173173
{
174174
__bss_start__ = .;
175-
__bss_sram2_start__ = .;
175+
__bss_dram_start__ = .;
176176
*(.bss*)
177177
*(COMMON)
178178
*(.bdsram.data*)
179-
__bss_sram2_end__ = .;
179+
__bss_dram_end__ = .;
180180
__bss_end__ = .;
181181
} > SRAM2
182182

targets/TARGET_Realtek/TARGET_AMEBA/TARGET_RTL8195A/device/rtl8195a_init.c

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -54,10 +54,10 @@ void __iar_data_init_app(void)
5454
#else
5555

5656
extern uint32_t __StackTop;
57-
extern uint8_t __bss_sram1_start__[];
58-
extern uint8_t __bss_sram1_end__[];
59-
extern uint8_t __bss_sram2_start__[];
60-
extern uint8_t __bss_sram2_end__[];
57+
extern uint8_t __bss_sram_start__[];
58+
extern uint8_t __bss_sram_end__[];
59+
extern uint8_t __bss_dram_start__[];
60+
extern uint8_t __bss_dram_end__[];
6161

6262
#endif
6363

0 commit comments

Comments
 (0)