We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 8bbc75e commit 2c17ab8Copy full SHA for 2c17ab8
regression/verilog/SVA/followed-by2.desc
@@ -0,0 +1,10 @@
1
+CORE
2
+followed-by2.sv
3
+--bound 20
4
+^\[main\.p0\] always \(\(main\.a #-# main\.b\) iff \(not \(main\.a |-> \(not main\.b\)\)\)\): FAILURE: property not supported by BMC engine$
5
+^\[main\.p1\] always \(\(main\.a #=# main\.b\) iff \(not \(main\.a |=> \(not main\.b\)\)\)\): FAILURE: property not supported by BMC engine$
6
+^EXIT=10$
7
+^SIGNAL=0$
8
+--
9
+^warning: ignoring
10
regression/verilog/SVA/followed-by2.sv
@@ -0,0 +1,7 @@
+module main(input clk, input a, input b);
+
+ // equivalences from 1800 2017 16.12.9
+ p0: assert property ((a #-# b) iff (not (a |-> not b)));
+ p1: assert property ((a #=# b) iff (not (a |=> not b)));
+endmodule
0 commit comments