Skip to content

Commit 4a0cb5d

Browse files
committed
docs: Update analog IO PWM figure.
1 parent 11f63fb commit 4a0cb5d

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

docs/programming_guide/02_analog_io.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -427,9 +427,9 @@ adjusting the voltage output by the pin!
427427

428428
To further illustrate how PWM is different from true analog output, look at the
429429
image below which shows oscilloscope output of a PWM signal at different duty
430-
cycles (0%, 33%, 50%, 66%, and 100%). Notice how as the duty cycle increases
430+
cycles (0%, 25%, 50%, 75%, and 100%). Notice how as the duty cycle increases
431431
the amount of time the signal is at a high logic level (3.3V) gets longer. At
432-
66% duty cycle the signal is high for twice as long as at 33% duty cycle
432+
75% duty cycle the signal is high for twice as long as at 25% duty cycle
433433
(compare how long the tops of each wave are to check for yourself). At the
434434
extremes of 0% and 100% you can also see the signal never changes and is always
435435
at a high or low level!
Loading

0 commit comments

Comments
 (0)