Welcome to systemverilog.io Discussions!

[subbdue]

👋 Welcome!

We’re using GitHub Discussions as the SystemVerilog.io Forum. We hope that you:

• Ask any questions you may have on Hardware Engineering
• Ask any questions you may have on articles from the systemverilog.io website
• Share interesting research papers, publications and conference papers that you may have come across.
• Engage with other community members.
• Welcome others folks who might enjoy this content. Remember that this is a community we
  build together 💪.

Feel free to leave a comment below with an introduction of yourself and tell us about what interest you in the field of Hardware Engineering.