Menu

Code Commit Log


Commit Date  
[r646] by evanvennn

Update to lowlevel libraries to support 18F2xK42 chips
A multiple upload but these are all relative to the K42 chip set.

2017-10-31 18:30:26 Tree
[r645] by w_cholmondeley

More additions to compiler:
- Addition and subtraction now implemented for double and single precision floating point variables. Other arithmetic still unsupported.
- Partially added ULongInt (unsigned 64 bit integer) and LongInt (signed 64 bit integer) types. For these, addition/subtraction, rotating, boolean operations, and bit setting and testing are currently supported. Other operations are missing and will be implemented as needed or after floating point support is complete.

2017-10-27 15:50:09 Tree
[r644] by w_cholmondeley

More compiler changes for floating point (still not usable):
- Added conversion routines to convert between integer, single and double variables. All required conversion routines should now be present.
- Compiler now looks for subroutines to do floating point addition, subtraction, multiplication and division, but these are not yet implemented
- Rewrote code in compiler that handles Repeat command, functionality is the same but new code is much more compact and can be expanded to handle more bytes easily.

2017-10-24 14:55:05 Tree
[r643] by w_cholmondeley

Further work on floating point, still not usable. Additions:
- Conversion between any combination of byte, word, long, single and double now possible
- Rotate command now accepts casts

2017-10-23 14:14:38 Tree
[r642] by w_cholmondeley

Floating point support work in progress:
- Can now create Single and Double variables
- Can set these variables to fixed values
- Can copy between variables of the same type (single to single, double to double)
Checking in for safekeeping, much more work needed before any of this is useful. Compiler is still safe to use as before, but do not attempt to use floating point.

2017-10-22 15:47:36 Tree
[r641] by w_cholmondeley

Compiler fix to allow for interrupts on newer PIC18F chips with INTCON0 rather than INTCON register

2017-10-22 04:55:01 Tree
[r640] by w_cholmondeley

Small compiler change to set MVECEN off by default on PIC18F chips with vectored interrupts. Should fix interrupts on the 'K42 series until proper support for vectored interrupts is added.

2017-10-07 16:36:49 Tree
[r639] by w_cholmondeley

Compiler fixes to add 18FxxK42 support:
- movffl instruction now substituted in place of movff where needed
- core16.dat file changed to add movffl and changed lfsr instructions to GCASM
- New 18F26K42 file added, others will need to be generated later

2017-10-05 05:48:59 Tree
[r638] by w_cholmondeley

Hex file compare utility: Added reload button to reload both hex files with single click

2017-10-04 16:13:59 Tree
[r637] by w_cholmondeley

Compiler bug fixed: access bank location corrected for PIC18FxxK42 chips. (K42 support still incomplete)

2017-10-04 16:03:00 Tree
Older >