{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:15Z","timestamp":1763468175693,"version":"3.40.4"},"reference-count":20,"publisher":"Elsevier BV","issue":"9-11","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1016\/j.microrel.2013.07.036","type":"journal-article","created":{"date-parts":[[2013,10,12]],"date-time":"2013-10-12T21:17:31Z","timestamp":1381612651000},"page":"1224-1229","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":42,"title":["A low-cost built-in error correction circuit design for STT-MRAM reliability improvement"],"prefix":"10.1016","volume":"53","author":[{"given":"Wang","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"WeiSheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dafin\u00e9","family":"Ravelosona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"11","key":"10.1016\/j.microrel.2013.07.036_b0005","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1038\/nmat2024","article-title":"The emergence of spin electronics in data storage","volume":"6","author":"Chappert","year":"2007","journal-title":"Nat Mater"},{"issue":"12","key":"10.1016\/j.microrel.2013.07.036_b0010","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1038\/nmat1257","article-title":"Giant room-temperature magneto-resistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions","volume":"3","author":"Yuasa","year":"2004","journal-title":"Nat Mater"},{"issue":"4","key":"10.1016\/j.microrel.2013.07.036_b0015","doi-asserted-by":"crossref","first-page":"613","DOI":"10.1016\/j.microrel.2011.09.028","article-title":"Spin-transfer torque RAM technology: review and prospect","volume":"52","author":"Kawahara","year":"2012","journal-title":"Microelectron Reliab"},{"key":"10.1016\/j.microrel.2013.07.036_b0020","series-title":"Handbook of magnetic materials","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1016\/B978-0-444-53780-5.00002-8","article-title":"Spintronic devices for memory and logic applications","author":"Dieny","year":"2011"},{"issue":"6","key":"10.1016\/j.microrel.2013.07.036_b0025","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1002\/pssa.200778135","article-title":"New non-volatile logic based on spin-MTJ","volume":"250","author":"Zhao","year":"2008","journal-title":"Phys Status Solidi A"},{"key":"10.1016\/j.microrel.2013.07.036_b0030","doi-asserted-by":"crossref","unstructured":"Kitagawa E, et al. Impact of ultra low power and fast write operation of advanced perpendicular MTJ on power reduction for high-performance mobile CPU. IEDM; 2012 p. 677\u201380.","DOI":"10.1109\/IEDM.2012.6479129"},{"issue":"9","key":"10.1016\/j.microrel.2013.07.036_b0035","doi-asserted-by":"crossref","first-page":"1848","DOI":"10.1016\/j.microrel.2012.06.035","article-title":"Failure and reliability analysis of STT-MRAM","volume":"52","author":"Zhao","year":"2012","journal-title":"Microelectron Reliab"},{"issue":"10","key":"10.1016\/j.microrel.2013.07.036_b0040","doi-asserted-by":"crossref","first-page":"2962","DOI":"10.1109\/TMAG.2011.2158810","article-title":"STT-RAM cell optimization considering MTJ and CMOS variations","volume":"47","author":"Zhang","year":"2011","journal-title":"IEEE Trans Magn"},{"issue":"9","key":"10.1016\/j.microrel.2013.07.036_b0045","doi-asserted-by":"crossref","first-page":"2403","DOI":"10.1109\/TMAG.2012.2194790","article-title":"Self-enabled \u201cerror-free\u201d switching circuit for spin transfer torque MRAM and logic","volume":"48","author":"Lakys","year":"2012","journal-title":"IEEE Trans Magn"},{"issue":"10","key":"10.1016\/j.microrel.2013.07.036_b0050","doi-asserted-by":"crossref","first-page":"3784","DOI":"10.1109\/TMAG.2009.2024325","article-title":"High stability and low power sensing amplifier for MTJ\/CMOS hybrid logic circuits","volume":"45","author":"Zhao","year":"2009","journal-title":"IEEE Trans Magn"},{"key":"10.1016\/j.microrel.2013.07.036_b0055","unstructured":"SINGULUS technology, A vacuum deposition system ROTARIS for semiconductor and other R&D applications; 2012 <http:\/\/www.singulus.de>."},{"key":"10.1016\/j.microrel.2013.07.036_b0060","series-title":"Error control coding:fundamentals and applications","first-page":"51","author":"Lin","year":"2004"},{"issue":"2","key":"10.1016\/j.microrel.2013.07.036_b0065","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","article-title":"The use of triple-modular redundancy to improve computer reliability","volume":"6","author":"Lyons","year":"1962","journal-title":"IBM J Res Develop"},{"issue":"4","key":"10.1016\/j.microrel.2013.07.036_b0070","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1147\/rd.144.0390","article-title":"Orthogonal latin square codes","volume":"14","author":"Hsiao","year":"1970","journal-title":"IBM J Res Develop"},{"issue":"3","key":"10.1016\/j.microrel.2013.07.036_b0075","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1016\/j.microrel.2012.09.009","article-title":"Adaptive error correction in orthogonal Latin square codes for low-power, resilient on-chip interconnection network","volume":"53","author":"Lee","year":"2012","journal-title":"Microelectron Reliab"},{"issue":"3","key":"10.1016\/j.microrel.2013.07.036_b0080","doi-asserted-by":"crossref","first-page":"819","DOI":"10.1109\/TED.2011.2178416","article-title":"Compact modeling of perpendicular anisotropy CoFeB\/MgO magnetic tunnel junctions","volume":"59","author":"Zhang","year":"2011","journal-title":"IEEE Trans Electron Dev"},{"key":"10.1016\/j.microrel.2013.07.036_b0085","unstructured":"STMicroelectronics, Manuel of design kit for CMOS 40nm; 2012."},{"key":"10.1016\/j.microrel.2013.07.036_b0090","doi-asserted-by":"crossref","first-page":"091301","DOI":"10.1143\/APEX.1.091301","article-title":"Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions","volume":"1","author":"Matsunaga","year":"2008","journal-title":"Appl Phys Exp"},{"key":"10.1016\/j.microrel.2013.07.036_b0095","doi-asserted-by":"crossref","unstructured":"Yoda H et al. Progress of STT-MRAM technology and the effect on normally-off computing systems. In: IEEE Electron Devices Meeting (IEDM); 2012. p. 11.3.1\u201311.3.4.","DOI":"10.1109\/IEDM.2012.6479023"},{"key":"10.1016\/j.microrel.2013.07.036_b0100","doi-asserted-by":"crossref","unstructured":"Zhao WS et al. High Performance SoC Design Using Magnetic Logic and Memory. VLSI-SoC: Advanced Research for Systems on Chip. vol. 379. IFIP Advances in Information and Communication Technology; 2012. p. 10\u201333.","DOI":"10.1007\/978-3-642-32770-4_2"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271413002114?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271413002114?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T16:52:22Z","timestamp":1746031942000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271413002114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":20,"journal-issue":{"issue":"9-11","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["S0026271413002114"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2013.07.036","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2013,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A low-cost built-in error correction circuit design for STT-MRAM reliability improvement","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.microrel.2013.07.036","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}