{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T02:59:50Z","timestamp":1779332390527,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1996,4,1]],"date-time":"1996-04-01T00:00:00Z","timestamp":828316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1996,4]]},"DOI":"10.1109\/4.499733","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"558-566","source":"Crossref","is-referenced-by-count":29,"title":["Fault-tolerant designs for 256 Mb DRAM"],"prefix":"10.1109","volume":"31","author":[{"given":"T.","family":"Kirihata","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hing Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.K.","family":"DeBrosse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Yoshida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Kato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Fujii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.R.","family":"Wordeman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Poechmueller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.A.","family":"Parke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Asao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"927","article-title":"a 0.29 &mgr;m mim<formula><tex>$\\_$<\/tex><\/formula>crown cell and process technologies for 1-gb dram's","author":"kaga","year":"1994","journal-title":"IEDM Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383318"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.1993.296837"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/24.273588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.62132"},{"key":"ref15","first-page":"107","article-title":"a fault-tolerant designs for 256 mb dram","author":"kirihata","year":"0","journal-title":"Symp 1995 on VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/JSSC.1989.572579","article-title":"a 22 ns 1 mb cmos high-speed dram with address multiplexing","volume":"24","author":"lu","year":"1992","journal-title":"IEEE J Solid State Circuits"},{"key":"ref17","first-page":"63","article-title":"a pulsed sensing scheme with a limited bitline swing","author":"kirihata","year":"0","journal-title":"Symp 1991 on VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.149425"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573215"},{"key":"ref4","first-page":"105","article-title":"a 286 mm<formula><tex>$^2$<\/tex><\/formula> 256 mb dram with <formula><tex>$\\times$<\/tex><\/formula> 32 both ends dq","author":"watanabe","year":"0","journal-title":"Symp 1995 on VLSI Circuits Dig Tech Papers"},{"key":"ref27","first-page":"60","article-title":"circuit technologies for multi-bit parallel testing of 64 mb dram's and beyond","author":"sakuta","year":"0","journal-title":"Symp 1992 on VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.328628"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535544"},{"key":"ref5","first-page":"113","article-title":"a low noise 32 bit wide 256 synchronous dram with column-decoded i\/o line","author":"lee","year":"0","journal-title":"Symp 1995 on VLSI Circuits Dig Tech Papers"},{"key":"ref8","first-page":"627","article-title":"a 0.6 &mgr;m<formula><tex>$^2$<\/tex><\/formula> 256 mb trench dram cell with self-aligned buried strap","author":"nesbit","year":"1993","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535545"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.245589"},{"key":"ref9","first-page":"15","article-title":"a fully planarized 0.25 &mgr;m cmos technology for 256 mbit dram and beyond","author":"bronner","year":"0","journal-title":"Symp 1995 on VLSI Technologies Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.245587"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520706"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920553"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920561"},{"key":"ref24","first-page":"300","article-title":"a 1.6 gb\/s data-transfer-rate 8 mb embedded dram","author":"miyao","year":"0","journal-title":"1995 IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.98963"},{"key":"ref26","first-page":"65","article-title":"16 mb synchronous dram with 125 mbyte\/sec data rate","author":"choi","year":"0","journal-title":"Symp 1993 on VLSI Circuits Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.280691"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/4\/10804\/00499733.pdf?arnumber=499733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:56Z","timestamp":1638216416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/499733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/4.499733","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1996,4]]}}}