{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T04:24:15Z","timestamp":1741839855014,"version":"3.38.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/icpp.2011.21","type":"proceedings-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:36:33Z","timestamp":1318952193000},"page":"642-651","source":"Crossref","is-referenced-by-count":5,"title":["PC-Mesh: A Dynamic Parallel Concentrated Mesh"],"prefix":"10.1109","author":[{"given":"J.","family":"Camacho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Flich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Roca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet, a general execution-driven multiprocessor simulator (GEMS) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"ref17","first-page":"90","article-title":"Gated-Vdd: a Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories","author":"powell","year":"2000","journal-title":"Int Symposium on Low Power Electronics and Design"},{"journal-title":"Single-chip Cloud Computer","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231472"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/MM.2007.4378785","article-title":"Bringing NoCs to 65nm","volume":"12","author":"pullini","year":"2007","journal-title":"IEEE Micro Magazine"},{"journal-title":"Broadband Engine Processor","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645227"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/113379.113380"},{"key":"ref9","article-title":"DMesh: a Diagonally-Linked Mesh Network-on-Chip Architecture","author":"wen-hsiang","year":"2008","journal-title":"First Int Workshop on Network on Chip Architectures Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"journal-title":"Teraflops Research Chip","year":"0","key":"ref20"},{"key":"ref22","first-page":"98","article-title":"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS","author":"vangal","year":"2007","journal-title":"Int Solid-State Circuits Conference"},{"journal-title":"TILE-Gx Processors Family","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref26","article-title":"A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction","author":"zonouz","year":"1999","journal-title":"2009 Euromicro Conference on Digital System Design"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"}],"event":{"name":"2011 International Conference on Parallel Processing (ICPP)","start":{"date-parts":[[2011,9,13]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6046213\/6047040\/06047232.pdf?arnumber=6047232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T00:50:05Z","timestamp":1741827005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6047232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icpp.2011.21","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}