{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:09:28Z","timestamp":1725541768564},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/iiswc.2016.7581273","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T20:41:28Z","timestamp":1476996088000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Rebalancing the core front-end through HPC code analysis"],"prefix":"10.1109","author":[{"given":"Ugljesa","family":"Milic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Carpenter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Rico","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"From a to e: analyzing TPC's OLTP benchmarks: the obsolete, the ubiquitous, the unexplored","author":"t\u00f6z\u00fcn","year":"0","journal-title":"EDPT'13"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/2150976.2150982"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/MM.2008.31"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/ISPASS.2010.5452013"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/MC.2008.209"},{"key":"ref34","article-title":"Cortex-A57 Extends ARM's Reach","author":"bolaria","year":"2012","journal-title":"Microprocessor Report"},{"year":"2013","author":"germann","article-title":"Exascale co-design center for materials in extreme environments","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/3-540-44587-0_1"},{"key":"ref12","article-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","author":"jin","year":"1999","journal-title":"Technical Report NAS-99–011 NASA Research Center Tech Rep"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","author":"henning","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/HPCA.2005.13"},{"key":"ref15","article-title":"Increasing the size of atomic instruction blocks using control flow assertions","author":"patel","year":"0","journal-title":"MICRO’"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/379240.379260"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/MICRO.1999.809439"},{"key":"ref18","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report TN-36 Digital Western Research Laboratory Tech Rep"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICCD.1998.727028"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/MM.2010.40"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MM.2011.108"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/ICPP.2013.87"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/HPCSim.2012.6266938"},{"key":"ref6","article-title":"NVIDIA Tegra 4 Family CPU Architecture","author":"corp","year":"2013","journal-title":"Tech Rep"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/MM.2012.57"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MC.2008.224"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2063384.2063454"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-642-19328-6_1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1065010.1065034"},{"year":"2008","author":"kogge","article-title":"Exascale computing study: Technology challenges in achieving exascale systems","key":"ref1"},{"key":"ref20","article-title":"A case for (partially) TAgged GEometric history length branch prediction","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/2503210.2503281"},{"key":"ref21","article-title":"The L-TAGE branch predictor","author":"seznec","year":"2007","journal-title":"Journal of Instruction-Level Parallelism"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/1274971.1274984"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/IISWC.2006.302747"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/MC.1974.6323440"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/SUPERC.1994.344285"}],"event":{"name":"2016 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2016,9,25]]},"location":"Providence, RI, USA","end":{"date-parts":[[2016,9,27]]}},"container-title":["2016 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7581236\/7581253\/07581273.pdf?arnumber=7581273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:43:23Z","timestamp":1498355003000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7581273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2016.7581273","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}