{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:35:43Z","timestamp":1722922543065},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.1995.521572","type":"proceedings-article","created":{"date-parts":[[2002,11,19]],"date-time":"2002-11-19T16:11:47Z","timestamp":1037722307000},"page":"549-552","source":"Crossref","is-referenced-by-count":0,"title":["A new Viterbi Decoder design for code rate K\/N"],"prefix":"10.1109","volume":"1","author":[{"family":"Hsiang-Ling Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"ISCAS'95 - International Symposium on Circuits and Systems","acronym":"ISCAS-95","location":"Seattle, WA, USA"},"container-title":["Proceedings of ISCAS'95 - International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/3941\/11412\/00521572.pdf?arnumber=521572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T19:40:36Z","timestamp":1489088436000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/521572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/iscas.1995.521572","relation":{},"subject":[]}}