{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:50:36Z","timestamp":1725418236321},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/micro.2004.32","type":"proceedings-article","created":{"date-parts":[[2005,12,13]],"date-time":"2005-12-13T15:55:52Z","timestamp":1134489352000},"page":"143-143","source":"Crossref","is-referenced-by-count":2,"title":["Single-Chip Multiprocessors: The Next Wave of Computer Architecture Innovation"],"prefix":"10.1109","author":[{"given":"G.","family":"Sohi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"37th International Symposium on Microarchitecture","start":{"date-parts":[[2004,12,4]]},"location":"Portland, OR, USA","end":{"date-parts":[[2004,12,8]]}},"container-title":["37th International Symposium on Microarchitecture (MICRO-37'04)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10398\/33048\/01550989.pdf?arnumber=1550989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T04:08:41Z","timestamp":1581998921000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1550989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/micro.2004.32","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}