{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:22:55Z","timestamp":1787012575306,"version":"build-2736575974"},"reference-count":60,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/micro.2018.00030","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T19:43:35Z","timestamp":1544730215000},"page":"271-284","source":"Crossref","is-referenced-by-count":15,"title":["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects"],"prefix":"10.1109","author":[{"given":"Srikant","family":"Bharadwaj","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme","family":"Cox","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00025"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref31","article-title":"Architectural support for address translation on GPU","author":"pichai","year":"2014","journal-title":"ASPLOS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.44"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080211"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2712140"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173198"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2200\/S00795ED1V01Y201708CAC042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711640"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"ref21","article-title":"Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors","author":"bhattacharjee","year":"2010","journal-title":"ASPLOS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037705"},{"key":"ref23","article-title":"Going the distance for TLB prefetching: an application-driven study","author":"kandiraju","year":"2002","journal-title":"ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271063"},{"key":"ref25","first-page":"307","article-title":"SpecTLB: A mechanism for speculative address translation","author":"barr","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00075"},{"key":"ref51","article-title":"Wind River Simics product note","year":"2015","journal-title":"Windriver"},{"key":"ref59","first-page":"57","article-title":"Vantage: Scalable and efficient fine-grain cache partitioning","author":"sanchez","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446100"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref56","doi-asserted-by":"crossref","DOI":"10.1145\/1454115.1454128","article-title":"The PAR-SEC benchmark suite: characterization and architectural implications","author":"bienia","year":"2008","journal-title":"PACT"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.69"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"ref52","article-title":"4th generation Intel x2122; core processor, codenamed Haswell","author":"hammarlund","year":"2013","journal-title":"IEEE Hot Chips Symposium"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"ref40","year":"2016","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref12","article-title":"Tradeoffs in Supporting Two Page Sizes","author":"talluri","year":"1992","journal-title":"ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"ref14","article-title":"Coordiated and Efficient Huge Page Management with Ingens","author":"kown","year":"2016","journal-title":"OSDI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref16","article-title":"Effi-cient memory virtualization: Reducing dimensionality of nested page walks","author":"gandhi","year":"2014","journal-title":"Micro"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445574"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124549"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"ref46","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01755-1","author":"jerger","year":"2017","journal-title":"On-Chip Networks Second Edition ser Synthesis Lectures on Computer Architecture"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref41","article-title":"Managing wire scaling: a circuit perspective","author":"ho","year":"2003","journal-title":"Proceedings of the IEEE International Interconnect Technology Conference (IITC)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"}],"event":{"name":"2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Fukuoka","start":{"date-parts":[[2018,10,20]]},"end":{"date-parts":[[2018,10,24]]}},"container-title":["2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8573939\/8574517\/08574547.pdf?arnumber=8574547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T23:59:04Z","timestamp":1694476744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8574547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/micro.2018.00030","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}