{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:45Z","timestamp":1759147305253,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/pdp.2014.85","type":"proceedings-article","created":{"date-parts":[[2014,4,17]],"date-time":"2014-04-17T18:13:18Z","timestamp":1397758398000},"page":"418-423","source":"Crossref","is-referenced-by-count":1,"title":["Rediscovering Logarithmic Diameter Topologies for Low Latency Network-on-Chip-Based Applications"],"prefix":"10.1109","author":[{"given":"Carlo","family":"Condo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Martina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo Ruo","family":"Roch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"429","article-title":"Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder","author":"moussa","year":"2008","journal-title":"Design Automation Conference"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1016\/0095-8956(80)90091-X"},{"key":"17","first-page":"758","article-title":"A combinatorial problem","volume":"49","author":"de bruijn","year":"1946","journal-title":"Koninklijke Nederlandse Akademie v Wetenschappen"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/450302"},{"key":"18","first-page":"249","article-title":"Design of optimal interconnection networks for multiproces-sors","author":"kautz","year":"1969","journal-title":"Architecture and Design of Digital Computers"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675809"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243857"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676323"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.235"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.06.003"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900742"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2119150"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043259"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.291"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195688"},{"key":"21","first-page":"33","article-title":"Kautz mesh topology for on-chip networks","volume":"3","author":"sabbaghi-nadooshan","year":"2011","journal-title":"Journal of Computing"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050914"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2148183"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.08.004"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046257"},{"key":"40","first-page":"1766","article-title":"Network-on-chip-centric approach to interleaving in high throughput channel decoders","author":"neeb","year":"2005","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2011.11.016"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177099"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577761"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/12.21149"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230180105"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.130"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0092"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"10","first-page":"261","article-title":"Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip","author":"clermidy","year":"2011","journal-title":"6th IEEE\/ACM International Symposium on Networks-on-Chip"},{"key":"1","first-page":"250","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"30","first-page":"233","article-title":"A survey of logic based distributed routing for on-chip interconnection networks","volume":"3","author":"choudhary","year":"2013","journal-title":"International Journal of Soft Computing and Engineering"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.218"},{"key":"6","first-page":"337","article-title":"Low latency and energy efficient multicasting schemes for 3D NoC-based SoCs","author":"xiohang","year":"2011","journal-title":"IEEE International Conference on VLSI and System-on-Chip"},{"journal-title":"Direct graphs with minimal and maximal connectivity","year":"1980","author":"reddy","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457237"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221216"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251951"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"}],"event":{"name":"2014 22nd Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","start":{"date-parts":[[2014,2,12]]},"location":"Torino, Italy","end":{"date-parts":[[2014,2,14]]}},"container-title":["2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6786619\/6787236\/06787308.pdf?arnumber=6787308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:57:20Z","timestamp":1490302640000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6787308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/pdp.2014.85","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}