default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID19th PRIME 2024: Larnaca, Cyprus
- 19th Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2024, Larnaca, Cyprus, June 9-12, 2024. IEEE 2024, ISBN 979-8-3503-8630-1
- Soumya Shatakshi Panda
, Qiushuang Zhang, Bhaskar Choubey:
Compact SPAD Pixels with Analogue Counter for Ultraviolet Imaging. 1-4 - Moria Sassonker Elkayam, Dmitri Vinnikov:
Design and Discretization of Multi-Resonant Current Controllers. 1-4 - Valerio Spinogatti, Cristian Bocciarelli, Lorenzo Eusebio, Francesco Centurelli, Giuseppe Scotti, Alessandro Trifiletti:
A 150 MS/s, 10 bit SAR ADC Featuring a Modified Quasi-Monotonic Switching Scheme. 1-5 - Andrea Forte, Patrick Ettore Longhi, Walter Ciccognani, Sergio Colangeli, Antonio Serino, Ernesto Limiti:
A Ku-Band MMIC Two-Stage GaAs-based Low Noise Amplifier for Radar Applications. 1-4 - Davide Moschella, Davide Berretta, Alberto Tosi, Federica A. Villa:
A 64 × 64 SPAD Array For Quantum Ghost Imaging with Integrated TDCs and Event-Driven Readout in a 40 nm CMOS Technology. 1-4 - Ionut-Alin Ilie, Florin Dumitru, Ozan Serpedin, Gheorghe Brezeanu:
An Excellent Transient Response LDO with External Pass Device for High Current Automotive Applications. 1-4 - Marco Angioli, Marcello Barbirotta, Abdallah Cheikh, Antonio Mastrandrea, Mauro Olivieri:
Exploring Variable Latency Dividers in Vector Hardware Accelerators. 1-4 - Tobias Zekorn, Florian Schimkat, Erik Wehr, Kenny Vohl, Léon Weihs, Ralf Wunderlich, Stefan Heinen:
An Accurate High-Voltage Supply-Referred Low-Impedance On-Chip Reference Voltage for Optimized Driving of High-Side PMOS Transitors. 1-4 - Alessandro Lanteri, Luca Sant, Richard Gaggl, Andrea Baschirotto:
A 1.2V, 0.25%/V, 50ppm/°C, 1% Precision, 500kHz Relaxation Oscillator in 55nm CMOS. 1-4 - Riccardo Della Sala, Cristian Bocciarelli, Valerio Spinogatti, Francesco Centurelli, Alessandro Trifiletti:
Enhancing Performance of Ultra-Low Voltage Body-Driven Comparators Through Clocked Supply Voltage. 1-4 - Zahraa Alzein, Marco Crocco, Daniele D. Caviglia:
Computationally Efficient RF Band and Base band Beam-former for Coherent Plane Wave Imaging. 1-4 - Davide Colaiuda, Gianluca Barile, Alfiero Leoni, Vincenzo Stornelli, Giuseppe Ferri:
Low-Power VCII-Based Current-Mode Schmitt Trigger with High Drive Capabilities. 1-4 - Xingyuan Chen, Berkay Özbek, Peilong Feng, Timothy G. Constandinou:
A Reconfigurable High-Efficiency All-PMOS Charge Pump with Dual-Phase Clock Scheme. 1-4 - Luca Tegazzini, Gennaro Di Meo, Davide De Caro, Antonio G. M. Strollo:
Design of a Hardware-Efficient Floating-Point Multiplier with Dynamic Segmentation. 1-4 - Adilet Dossanov, Vadim Issakov:
A Low Quiescent Current Capacitor-Less LDO Voltage Regulator in 22 nm FDSOI CMOS. 1-4 - Noam Roknian, Yonatan Shoshan, Inbal Stanger, Menachem Goldzweig, Yoav Weizmann, Adam Teman, Edoardo Charbon, Alexander Fish:
Methodologies for Device Characterization in Cryogenic Temperatures. 1-4 - Mattia Tambaro, Silvia Ceopi, Andrea Gallacci, Andrea La Gala, Mirco Malanchini, Marcello De Matteis:
500 MHz CMOS 28-nm Floating Point Arithmetic Unit for 32-Bit RISC-V Microprocessors. 1-4 - Nicolò Zugno, Andrea Bevilacqua:
Analysis of a Split-Constant-Slope Digital-to-Time Converter Topology. 1-4 - Andrea Forte, Rocco Giofrè, Walter Ciccognani, Antonio Serino, Ernesto Limiti:
A C-Band Two-Stage MMIC GaN Power Amplifier for Radar Applications. 1-4 - Antonia Pavlidou, Mohammed Waqas Mughal, Meraj Ahmad, Hadi Heidari:
Hardware Modelling and Testing of a Rotating Neuron Reservoir. 1-4 - Francesco Gagliardi, Iacopo Nannipieri, Marco Scognamiglio, Simone Contardi, Andrea Ria:
A PVT-Robust Beta-Multiplier Current Reference with Body-Effect-Based Temperature Dependency Modulation. 1-4 - Davide Turossi, Elia Arturo Vallicelli, Marcello De Matteis, Gennaro Di Meo, Fabio D'Ottavi, Andrea Baschirotto:
A 7.69 ENOB, $161\mu W$ SAR ADC in 28nm CMOS for Proton Sound Detectors. 1-4 - Ciro Scognamillo, Antonio Pio Catalano, Lorenzo Codecasa, Alberto Castellazzi, Vincenzo d'Alessandro:
Enhancing Electrical Ruggedness in Double-Sided Cooled Power Modules. 1-4 - Federico Torri, O. Leman, Piero Malcovati, Andrea Baschirotto:
$\mathrm{I}_{\text{GS}}-\mathrm{I}_{\text{GD}}$ Gate Current Noise Model at Low Frequency. 1-4 - Roman Golman, Avinoam Segev, Adam Teman:
A 4T GC-eDRAM Bitcell with Differential Readout Mechanism For High Performance Applications. 1-4 - Mehdi Otmani, Ayssar Serhan, Jean-Daniel Arnould, Estelle Lauga-Larroze, Alexandre Giry:
Extension of Quasi-Load Insensitive Class-E Doherty Operation with Complex Load Trajectories. 1-4 - Jen-Chieh Hsueh, Michael Kines, Samuel Ellicott, Dale Shane Smith, Waleed Khalil:
Novel Device Fingerprinting Sensor Leveraging Back-End-of-Line Resistance and Capacitance. 1-4 - Luca Iodice, Roberto Cardella, Carlo Alberto Fenoglio, Thanushan Kugathasan, Lorenzo Paolozzi:
Sub-100 Ps Modular Asynchronous Readout for Single Event Cluster Detection in Pixel Sensor Applications. 1-4 - Davide Pecile, Stefan Kokorovic, Alberto Gambarucci, Andrea Bevilacqua:
On the Efficiency of Output-Matched Radiofrequency Power Amplifiers. 1-4 - Marcello Tettamanti, Paolo del Croce, Markus Ladurner, Andrea Baschirotto:
A Platform for the Behavioural Analysis of DC-DC Power Converters for Electric Cars. 1-4 - Paolo Esposito, Gianluca Barile, Giuseppe Ferri, Vincenzo Stornelli:
A Rail-to-Rail Second Generation Voltage Conveyor for Low-Power Applications. 1-5 - Lara Devoti, Giovanni Sicurella, Alessandro Nicolosi, Manuela La Rosa:
A 40V Robust Leakage Current based Start-Up Circuit. 1-4 - Giuseppe Longo, Rosalba Liguori, Luigi Di Benedetto, Gian Domenico Licciardo, Alfredo Rubino:
Low-Cost Stretchable Sensor: Range of Motion Evaluation with Open-Source Software Validation. 1-4 - Juan Cruz-Cozar, Alfredo Medina-Garcia, Jorge Perez-Martinez, Cristina Martos-Contreras, Noel Rodriguez, Diego Pedro Morales:
Improvements Through Forward Power Transfer in an Isolated Flyback Boost Converter for Solar Applications. 1-4 - Lorenzo Stevenazzi, Andrea Baschirotto, Marcello De Matteis:
Analog Two-Variable Spiking Neuron in 16 nm FinFET for Neuromorphic Systems. 1-4 - Francesco Zavalloni, Alessio Antolini, Mattia Luigi Torres, A. Nicolosi, F. D'Angelo, Andrea Lico, Eleonora Franchi Scarselli, Marco Pasotti:
Drift-Tolerant Implementation of a Neural Network on a PCM-Based Analog In-Memory Computing Unit for Motor Control Applications. 1-4 - Swati Sharma, Shikha Swaroop Sharma, Patrick E. Longhi, Sergio Colangeli, Walter Ciccognani, Ernesto Limiti:
A C-Band MMIC Multi-Functional Core Chip with 7 Bits Phase Shifter and Attenuator Using GaAs pHEMT. 1-4 - Andrea Lico, Alessio Antolini, Francesco Zavalloni, Eleonora Franchi Scarselli, Riccardo Zurla, Marco Pasotti:
A Bit-Line Biasing Circuit for Analog In-Memory Computing Based on Phase Change Memory. 1-4 - Luca Ghislotti, Paolo Lazzaroni, Massimo Manghisoni, Elisa Riceputi:
Low-Noise Wide Dynamic Range Charge Sensitive Amplifier in 65 nm CMOS Technology for the Second Flight of the GAPS Experiment. 1-4 - Vichaya Manatchinapisit, Peilong Feng, Lijie Xie, Timothy G. Constandinou:
An Impedance Characterisation Circuit for Implantable Research Platforms. 1-4 - Matteo Verzeroli, Andrea Galliani, Luca Ghislotti, Luigi Gaioni, Paolo Lazzaroni, Valerio Re:
Empowering Smart Mobility with a Component-based Data Acquisition System for Multi-sensor Readout. 1-4 - Vasileios Manouras, Yannis Papananos:
A G-Band ASK Transceiver for Short-Range Communications in 130 nm SiGe BiCMOS. 1-4 - Matthias Ochs, Markus Dietl, Ralf Brederlow:
An Analog and Time-Discrete Neuron with Charge-Injection for Use in Ultra-Low Power Spiking Neural Networks. 1-4 - Alessia Ceroni, Gabriele Zanoletti, Andrea Bonfanti, Carlo Samori:
A Highly Energy-Efficient FIA-based AZ-free Ring Amplifier for Pipeline-SAR ADCs. 1-4 - Simone Giroletti, Fatemeh Shojaei, Massimo Manghisoni, Lodovico Ratti, Carla Vacchi:
Modeling I-MOS Capacitor C-V Characteristic for Non-Linear Charge Sensitive Amplifiers. 1-4 - Netanel Shavit, Inbal Stanger, Ramiro Taco, Leonid Yavits, Alexander Fish:
Low Power, Energy Efficient and High Performance Triple Mode Logic for IoT Applications. 1-4 - Nicolò Cascone, Umberto Ferlito, Giuseppe Bruno, Mirko Cassalini, Alfio Dario Grasso:
Offset Compensation for Differential Charge-Based Capacitance Measurement. 1-4 - Antonio Picardi, Roberto Cardella, Luca Iodice, Thanushan Kugathasan, Lorenzo Paolozzi:
A $10\ \mu \mathrm{W}$ Front-End Enabling 200 ps Resolution in High-Efficiency Large Area Monolithic Pixel Sensors. 1-4 - Matteo De Ferrari, Francesco Stilgenbauer, Edoardo Botti, Cristiano Meroni, Paolo Crovetti, Edoardo Bonizzoni, Piero Malcovati:
Efficient Saturation Control for Fully Differential Integrator in Continuous-Time Sigma-Delta Modulators. 1-4 - Marco Villa, Marco Guerrini, Eleonora Franchi Scarselli, Matteo D'Addato, Alessia Maria Elgani, Alessandro Nicolosi, Sandro Rossi, Aldo Romani:
Design of a Nano-Power Capacitor-Less LDO Voltage Regulator for Wake-Up Radio Applications. 1-4 - Jonas Zoche, Ricardo Heinen, Jan Grobe, Ralf Wunderlich, Stefan Heinen:
A Current-Mirroring Voltage Buffer for Analog Read-Out in Memristor Crossbar Arrays. 1-4 - Alessandro Domenico Minnella, Giuseppe Papotto, Alessandro Parisi, Giuseppe Palmisano:
A Comparison Between Single and Differential-Ended Doherty Power Stages in GaN Technology for 28-GHz 5G Applications. 1-4 - Francesco Romano, Alessandro Gemelli, Samuele Fusetto, Edoardo Bonizzoni, Piero Malcovati:
Envelope Tracking DC-DC Power Supply for a Piezoelectric MEMS-Based Earbuds System. 1-4 - Simone Contardi, Andrea Ria, Iacopo Nannipieri, Margherita Scognamiglio, Massimo Piotto:
A Two Channels Fully-Programmable Integrated Neurostimulator with a 0.07% Charge Mismatch. 1-4 - Shikha Swaroop Sharma, Swati Sharma, Pattrick Longhi, Sergio Colangeli, Walter Ciccognani, Ernesto Limiti:
Mismatch Based Implementation of W Band LNA Using GaAs pHEMTs. 1-3 - Vassilis Alimisis, Charis Aletraris, Andreas Papathanasiou, Paul P. Sotiriadis:
A Robot Execution Failures Classification System Based on Analog IC Neural Networks. 1-4 - Shivani, Ankesh Jain:
Analysis and Design of High-Speed, Linear and Fullscale Input Swing Voltage to Time Converters. 1-4 - Monica De Riso, Ilaria Matacena, Santolo Daliento, Pierluigi Guerriero:
Impedance Spectroscopy as On-Field Monitoring Technique for PV Modules. 1-4 - Riccardo Della Sala, Francesco Centurelli, Giuseppe Scotti:
A Novel Technique to Design Ultra-Low Voltage and Ultra-Low Power Inverter-Based OTAs. 1-4 - Minoo Eghtesadi, Gianluca Giustolisi, Salvatore Pennisi, Egidio Ragonese:
A 28-nm CMOS 60-GHz LNA for OOK Low-Power Receivers. 1-4 - Riccardo Vignali, Gianluca Ricotti, Riccardo Zurla, Marco Pasotti, Alessandro Cabrini:
Impact of Input Encoding and ADC Resolution on Matrix-Vector Multiplication Accuracy. 1-4 - Cinzia Salis, Riccardo Collu, Massimo Barbaro:
Demodulation Circuit for Power and Bidirectional Data Transmission in Implantable Distributed Wired System. 1-4 - Gabriele Magni, Paolo Melillo, Alessandro Bertolini, Mauro Leoncini, Massimo Ghioni:
A 10-MHz Three-Level Buck Converter with Dual-Loop Time-Based Control and Flying Capacitor Voltage-Balance for Fast DVS. 1-4 - Sandeep Krishnan Nandialath Radhakrishnan, Stefano Passi, Alessandro Cabrini, Francesco D'Angelo, Alessandro Nicolosi, Luca Iannelli:
Design and Modellization of a Neural Network Used to Optimize and to Monitor a DC-DC Converter. 1-4 - Yehuda Kra, Yehuda Rudin, Alexander Fish, Adam Teman:
Basecalling by Statistical Profiling and Hardware-Accelerated Convolutional Neural Network. 1-4 - Francesco Spreafico, Luca Sant, Richard Gaggl, Andrea Baschirotto:
A 55nm, Multiple-Loop, Fast-Transient, -76.2 dB Worst-Case PSRR LDO for High-End Audio Circuits. 1-4 - Umberto Follo:
Time Resolution Simulations of Monolithic CMOS Sensors with Internal Gain. 1-4 - Reza Shokri, Daniele D. Caviglia, Orazio Aiello:
Highly Linear, Digital OTA With Modified Input Stage. 1-4 - Daniel Tran, Arnaud Peizerat, Andrea Brambilla:
A CMOS Readout Pixel Circuitry for Spectral-CT Applications. 1-4 - Paolo Faustini, Anna Richelli, Luigi Colalongo, Paolo Crovetti:
A Rail-to-Rail Ultra-Low Power OTA Based on a Hybrid Nauta-DIGOTA Topology. 1-4 - Guglielmo De Filippi, Lorenzo Piotto, Melchiorre Bruccoleri, Andrea Mazzanti:
A 170GHz 5.5dB NF Low-Noise Amplifier in 55nm SiGe BiCMOS. 1-4 - Fida Abdalrahman, Patrick E. Longhi, Ernesto Limiti:
A Simple Synthesis Methodology for 3-Stage LNA Design in GaAs Technology. 1-4 - Margherita Scognamiglio, Francesco Gagliardi, Simone Contardi, Iacopo Nannipieri, Paolo Bruschi:
A Fully Integrated 1 kHz-1 MHz Sinusoidal Waveform Generator Based on Second Order Analog Interpolation. 1-4 - Hamid Karrari, Pietro Andreani, Siyu Tan:
Asynchronous vs Synchronous SAR ADCs - Performance Beyond Nominal Speed. 1-4 - Jan Grobe, Jonas Zoche, Ralf Wunderlich, Stefan Heinen:
An Auto-Zero Comparator for Monolithic GaN Power Integration. 1-4 - Mirza Hassan Baig, Giuseppe Chirico, Marcello De Matteis, Elia A. Vallicelli:
PVDF Ultrasound Array Design for Ionoacoustic Tomography of Particle Beams in Hadron Therapy. 1-4 - Andrey Vulfovich, Alon Kuperman:
Analysis of Non-Ideal Series-Series Compensated Inductive Wireless Power Transfer Link Under Sub-Resonant Frequency Control. 1-4 - Mirco Malanchini, Andrea Baschirotto, Gennaro Di Meo, Mattia Tambaro, Elia A. Vallicelli, Marcello De Matteis:
38.5-300 kHz-Fundamental-Frequency Tuning Range 16.9 mW-Power Digital Denoising System for Proton Sound Detectors in 28 nm CMOS. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-09-02 23:13 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
