Case study: Integrating FV and DV in the Verification of the Intel Core<sup>TM</sup> 2 Duo Microprocessor.

Alon Flaisher Alon Flaisher Alon Gluska Eli Singerman Case study: Integrating FV and DV in the Verification of the Intel Core<sup>TM</sup> 2 Duo Microprocessor. 192-195 2007 conf/fmcad/2007 FMCAD https://doi.org/10.1109/FAMCAD.2007.38 https://doi.ieeecomputersociety.org/10.1109/FAMCAD.2007.38 db/conf/fmcad/fmcad2007.html#FlaisherGS07 Doron Bustan Alon Flaisher Orna Grumberg Orna Kupferman Moshe Y. Vardi Regular Vacuity. 191-206 2005 conf/charme/2005 CHARME https://doi.org/10.1007/11560548_16 db/conf/charme/charme2005.html#BustanFGKV05 Roy Armoni Limor Fix Alon Flaisher Orna Grumberg Nir Piterman Andreas Tiemeyer Moshe Y. Vardi Enhanced Vacuity Detection in Linear Temporal Logic. 368-380 https://doi.org/10.1007/978-3-540-45069-6_35 2003 conf/cav/2003 CAV db/conf/cav/cav2003.html#ArmoniFFGPTV03 Roy Armoni Limor Fix Alon Flaisher Rob Gerth Boris Ginsburg Tomer Kanza Avner Landver Sela Mador-Haim Eli Singerman Andreas Tiemeyer Moshe Y. Vardi Yael Zbar The ForSpec Temporal Logic: A New Temporal Property-Specification Language. 296-211 2002 conf/tacas/2002 TACAS https://doi.org/10.1007/3-540-46002-0_21 db/conf/tacas/tacas2002.html#ArmoniFFGGKLMSTVZ02 Roy Armoni Doron Bustan Limor Fix Rob Gerth Boris Ginsburg Alon Gluska Orna Grumberg Tomer Kanza Orna Kupferman Avner Landver Sela Mador-Haim Nir Piterman Eli Singerman Andreas Tiemeyer Moshe Y. Vardi Yael Zbar