


default search action
"Layout engineering to suppress hysteresis of negative capacitance FinFET."
Eunah Ko et al. (2017)
- Eunah Ko

, Jaesung Jo, Changhwan Shin, Bich-Yen Nguyen:
Layout engineering to suppress hysteresis of negative capacitance FinFET. ICICDT 2017: 1-3

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












