@@ -160,49 +160,49 @@ STATIC mp_obj_t machine_wake_reason (void) {
160
160
}
161
161
STATIC MP_DEFINE_CONST_FUN_OBJ_0 (machine_wake_reason_obj , machine_wake_reason );
162
162
163
- STATIC const mp_map_elem_t machine_module_globals_table [] = {
164
- { MP_OBJ_NEW_QSTR (MP_QSTR___name__ ), MP_OBJ_NEW_QSTR (MP_QSTR_umachine ) },
163
+ STATIC const mp_rom_map_elem_t machine_module_globals_table [] = {
164
+ { MP_ROM_QSTR (MP_QSTR___name__ ), MP_ROM_QSTR (MP_QSTR_umachine ) },
165
165
166
- { MP_OBJ_NEW_QSTR (MP_QSTR_reset ), ( mp_obj_t ) & machine_reset_obj },
166
+ { MP_ROM_QSTR (MP_QSTR_reset ), MP_ROM_PTR ( & machine_reset_obj ) },
167
167
#ifdef DEBUG
168
- { MP_OBJ_NEW_QSTR (MP_QSTR_info ), ( mp_obj_t ) & machine_info_obj },
168
+ { MP_ROM_QSTR (MP_QSTR_info ), MP_ROM_PTR ( & machine_info_obj ) },
169
169
#endif
170
- { MP_OBJ_NEW_QSTR (MP_QSTR_freq ), ( mp_obj_t ) & machine_freq_obj },
171
- { MP_OBJ_NEW_QSTR (MP_QSTR_unique_id ), ( mp_obj_t ) & machine_unique_id_obj },
172
- { MP_OBJ_NEW_QSTR (MP_QSTR_main ), ( mp_obj_t ) & machine_main_obj },
173
- { MP_OBJ_NEW_QSTR (MP_QSTR_rng ), ( mp_obj_t ) & machine_rng_get_obj },
174
- { MP_OBJ_NEW_QSTR (MP_QSTR_idle ), ( mp_obj_t ) & machine_idle_obj },
175
- { MP_OBJ_NEW_QSTR (MP_QSTR_sleep ), ( mp_obj_t ) & machine_sleep_obj },
176
- { MP_OBJ_NEW_QSTR (MP_QSTR_deepsleep ), ( mp_obj_t ) & machine_deepsleep_obj },
177
- { MP_OBJ_NEW_QSTR (MP_QSTR_reset_cause ), ( mp_obj_t ) & machine_reset_cause_obj },
178
- { MP_OBJ_NEW_QSTR (MP_QSTR_wake_reason ), ( mp_obj_t ) & machine_wake_reason_obj },
179
-
180
- { MP_OBJ_NEW_QSTR (MP_QSTR_disable_irq ), ( mp_obj_t ) & pyb_disable_irq_obj },
181
- { MP_OBJ_NEW_QSTR (MP_QSTR_enable_irq ), ( mp_obj_t ) & pyb_enable_irq_obj },
182
-
183
- { MP_OBJ_NEW_QSTR (MP_QSTR_RTC ), ( mp_obj_t ) & pyb_rtc_type },
184
- { MP_OBJ_NEW_QSTR (MP_QSTR_Pin ), ( mp_obj_t ) & pin_type },
185
- { MP_OBJ_NEW_QSTR (MP_QSTR_ADC ), ( mp_obj_t ) & pyb_adc_type },
186
- { MP_OBJ_NEW_QSTR (MP_QSTR_I2C ), ( mp_obj_t ) & pyb_i2c_type },
187
- { MP_OBJ_NEW_QSTR (MP_QSTR_SPI ), ( mp_obj_t ) & pyb_spi_type },
188
- { MP_OBJ_NEW_QSTR (MP_QSTR_UART ), ( mp_obj_t ) & pyb_uart_type },
189
- { MP_OBJ_NEW_QSTR (MP_QSTR_Timer ), ( mp_obj_t ) & pyb_timer_type },
190
- { MP_OBJ_NEW_QSTR (MP_QSTR_WDT ), ( mp_obj_t ) & pyb_wdt_type },
191
- { MP_OBJ_NEW_QSTR (MP_QSTR_SD ), ( mp_obj_t ) & pyb_sd_type },
170
+ { MP_ROM_QSTR (MP_QSTR_freq ), MP_ROM_PTR ( & machine_freq_obj ) },
171
+ { MP_ROM_QSTR (MP_QSTR_unique_id ), MP_ROM_PTR ( & machine_unique_id_obj ) },
172
+ { MP_ROM_QSTR (MP_QSTR_main ), MP_ROM_PTR ( & machine_main_obj ) },
173
+ { MP_ROM_QSTR (MP_QSTR_rng ), MP_ROM_PTR ( & machine_rng_get_obj ) },
174
+ { MP_ROM_QSTR (MP_QSTR_idle ), MP_ROM_PTR ( & machine_idle_obj ) },
175
+ { MP_ROM_QSTR (MP_QSTR_sleep ), MP_ROM_PTR ( & machine_sleep_obj ) },
176
+ { MP_ROM_QSTR (MP_QSTR_deepsleep ), MP_ROM_PTR ( & machine_deepsleep_obj ) },
177
+ { MP_ROM_QSTR (MP_QSTR_reset_cause ), MP_ROM_PTR ( & machine_reset_cause_obj ) },
178
+ { MP_ROM_QSTR (MP_QSTR_wake_reason ), MP_ROM_PTR ( & machine_wake_reason_obj ) },
179
+
180
+ { MP_ROM_QSTR (MP_QSTR_disable_irq ), MP_ROM_PTR ( & pyb_disable_irq_obj ) },
181
+ { MP_ROM_QSTR (MP_QSTR_enable_irq ), MP_ROM_PTR ( & pyb_enable_irq_obj ) },
182
+
183
+ { MP_ROM_QSTR (MP_QSTR_RTC ), MP_ROM_PTR ( & pyb_rtc_type ) },
184
+ { MP_ROM_QSTR (MP_QSTR_Pin ), MP_ROM_PTR ( & pin_type ) },
185
+ { MP_ROM_QSTR (MP_QSTR_ADC ), MP_ROM_PTR ( & pyb_adc_type ) },
186
+ { MP_ROM_QSTR (MP_QSTR_I2C ), MP_ROM_PTR ( & pyb_i2c_type ) },
187
+ { MP_ROM_QSTR (MP_QSTR_SPI ), MP_ROM_PTR ( & pyb_spi_type ) },
188
+ { MP_ROM_QSTR (MP_QSTR_UART ), MP_ROM_PTR ( & pyb_uart_type ) },
189
+ { MP_ROM_QSTR (MP_QSTR_Timer ), MP_ROM_PTR ( & pyb_timer_type ) },
190
+ { MP_ROM_QSTR (MP_QSTR_WDT ), MP_ROM_PTR ( & pyb_wdt_type ) },
191
+ { MP_ROM_QSTR (MP_QSTR_SD ), MP_ROM_PTR ( & pyb_sd_type ) },
192
192
193
193
// class constants
194
- { MP_OBJ_NEW_QSTR (MP_QSTR_IDLE ), MP_OBJ_NEW_SMALL_INT (PYB_PWR_MODE_ACTIVE ) },
195
- { MP_OBJ_NEW_QSTR (MP_QSTR_SLEEP ), MP_OBJ_NEW_SMALL_INT (PYB_PWR_MODE_LPDS ) },
196
- { MP_OBJ_NEW_QSTR (MP_QSTR_DEEPSLEEP ), MP_OBJ_NEW_SMALL_INT (PYB_PWR_MODE_HIBERNATE ) },
197
- { MP_OBJ_NEW_QSTR (MP_QSTR_POWER_ON ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_PWRON_RESET ) }, // legacy constant
198
- { MP_OBJ_NEW_QSTR (MP_QSTR_PWRON_RESET ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_PWRON_RESET ) },
199
- { MP_OBJ_NEW_QSTR (MP_QSTR_HARD_RESET ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_HARD_RESET ) },
200
- { MP_OBJ_NEW_QSTR (MP_QSTR_WDT_RESET ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_WDT_RESET ) },
201
- { MP_OBJ_NEW_QSTR (MP_QSTR_DEEPSLEEP_RESET ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_HIB_RESET ) },
202
- { MP_OBJ_NEW_QSTR (MP_QSTR_SOFT_RESET ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_SOFT_RESET ) },
203
- { MP_OBJ_NEW_QSTR (MP_QSTR_WLAN_WAKE ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_WAKED_BY_WLAN ) },
204
- { MP_OBJ_NEW_QSTR (MP_QSTR_PIN_WAKE ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_WAKED_BY_GPIO ) },
205
- { MP_OBJ_NEW_QSTR (MP_QSTR_RTC_WAKE ), MP_OBJ_NEW_SMALL_INT (PYB_SLP_WAKED_BY_RTC ) },
194
+ { MP_ROM_QSTR (MP_QSTR_IDLE ), MP_ROM_INT (PYB_PWR_MODE_ACTIVE ) },
195
+ { MP_ROM_QSTR (MP_QSTR_SLEEP ), MP_ROM_INT (PYB_PWR_MODE_LPDS ) },
196
+ { MP_ROM_QSTR (MP_QSTR_DEEPSLEEP ), MP_ROM_INT (PYB_PWR_MODE_HIBERNATE ) },
197
+ { MP_ROM_QSTR (MP_QSTR_POWER_ON ), MP_ROM_INT (PYB_SLP_PWRON_RESET ) }, // legacy constant
198
+ { MP_ROM_QSTR (MP_QSTR_PWRON_RESET ), MP_ROM_INT (PYB_SLP_PWRON_RESET ) },
199
+ { MP_ROM_QSTR (MP_QSTR_HARD_RESET ), MP_ROM_INT (PYB_SLP_HARD_RESET ) },
200
+ { MP_ROM_QSTR (MP_QSTR_WDT_RESET ), MP_ROM_INT (PYB_SLP_WDT_RESET ) },
201
+ { MP_ROM_QSTR (MP_QSTR_DEEPSLEEP_RESET ), MP_ROM_INT (PYB_SLP_HIB_RESET ) },
202
+ { MP_ROM_QSTR (MP_QSTR_SOFT_RESET ), MP_ROM_INT (PYB_SLP_SOFT_RESET ) },
203
+ { MP_ROM_QSTR (MP_QSTR_WLAN_WAKE ), MP_ROM_INT (PYB_SLP_WAKED_BY_WLAN ) },
204
+ { MP_ROM_QSTR (MP_QSTR_PIN_WAKE ), MP_ROM_INT (PYB_SLP_WAKED_BY_GPIO ) },
205
+ { MP_ROM_QSTR (MP_QSTR_RTC_WAKE ), MP_ROM_INT (PYB_SLP_WAKED_BY_RTC ) },
206
206
};
207
207
208
208
STATIC MP_DEFINE_CONST_DICT (machine_module_globals , machine_module_globals_table );
0 commit comments