Skip to content

Commit e1a417f

Browse files
committed
[NUCLEO-F767ZI]Fixed System Clock change from 96M to 216M
1 parent f427e23 commit e1a417f

File tree

1 file changed

+11
-11
lines changed

1 file changed

+11
-11
lines changed

variants/NUCLEO_F767ZI/variant.cpp

Lines changed: 11 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -142,13 +142,13 @@ extern "C" {
142142
* AHB Prescaler = 1
143143
* APB1 Prescaler = 4
144144
* APB2 Prescaler = 2
145-
* HSE Frequency(Hz) = 25000000
146-
* PLL_M = 25
147-
* PLL_N = 432
145+
* HSE Frequency(Hz) = 8000000
146+
* PLL_M = 4
147+
* PLL_N = 216
148148
* PLL_P = 2
149149
* PLL_Q = 9
150-
* PLLSAI_N = 192
151-
* PLLSAI_P = 4
150+
* PLLSAI1_N = 192
151+
* PLLSAI1_P = 2
152152
* VDD(V) = 3.3
153153
* Main regulator output voltage = Scale1 mode
154154
* Flash Latency(WS) = 7
@@ -164,17 +164,17 @@ WEAK void SystemClock_Config(void)
164164
/* Configure the main internal regulator output voltage */
165165
__HAL_RCC_PWR_CLK_ENABLE();
166166

167-
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
167+
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
168168

169169
/* Initializes the CPU, AHB and APB busses clocks */
170170
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
171171
RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
172172
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
173173
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
174174
RCC_OscInitStruct.PLL.PLLM = 4;
175-
RCC_OscInitStruct.PLL.PLLN = 96;
175+
RCC_OscInitStruct.PLL.PLLN = 216;
176176
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
177-
RCC_OscInitStruct.PLL.PLLQ = 4;
177+
RCC_OscInitStruct.PLL.PLLQ = 9;
178178
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
179179
{
180180
_Error_Handler(__FILE__, __LINE__);
@@ -191,10 +191,10 @@ WEAK void SystemClock_Config(void)
191191
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
192192
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
193193
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
194-
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
195-
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
194+
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
195+
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
196196

197-
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
197+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
198198
{
199199
_Error_Handler(__FILE__, __LINE__);
200200
}

0 commit comments

Comments
 (0)