introduce verilog_sva_property_typet
#1081
Draft
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog_sva_property_type
branch
from
9e75065 to
d6241f6
Compare
kroening
force-pushed
the
verilog_sva_property_type
branch
4 times, most recently
from
e0570e9 to
9b2f517
Compare
kroening
force-pushed
the
verilog_sva_property_type
branch
from
9b2f517 to
0905cf1
Compare
This introduces a type for Verilog SVA properties to distinguish properties from state predicates and sequences.
kroening
force-pushed
the
verilog_sva_property_type
branch
from
0905cf1 to
7b91923
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This introduces a type for Verilog SVA properties to distinguish properties from state predicates and sequences.