Skip to content
View awsa3611233's full-sized avatar

Block or report awsa3611233

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. axi axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog

  2. verilog-axis verilog-axis Public

    Forked from alexforencich/verilog-axis

    Verilog AXI stream components for FPGA implementation

    Python

  3. AMBA_AXI_AHB_APB AMBA_AXI_AHB_APB Public

    Forked from adki/AMBA_AXI_AHB_APB

    AMBA bus lecture material

    Verilog

  4. v586 v586 Public

    Forked from valptek/v586

    586 compatible soft core for FPGA in verilog with AXI4 interface

    Verilog

  5. core_sdram_axi4 core_sdram_axi4 Public

    Forked from ultraembedded/core_sdram_axi4

    SDRAM controller with AXI4 interface

    C++