Skip to content

Verilog: work around VS's block nesting limit #1055

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Apr 8, 2025

Conversation

kroening
Copy link
Member

@kroening kroening commented Apr 7, 2025

The Visual Studio C++ compiler limits the number of if ... else nests. This temporarily fixes the compilation error by merging four cases.

The Visual Studio C++ compiler limits the number of if ...  else nests.
This temporarily fixes the compilation error by merging four cases.
@kroening kroening marked this pull request as ready for review April 8, 2025 01:00
@tautschnig tautschnig merged commit c234482 into main Apr 8, 2025
9 checks passed
@tautschnig tautschnig deleted the expr2verilog-block-limit branch April 8, 2025 09:08
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants