Skip to content
View dongshigang's full-sized avatar
🎯
专注中
🎯
专注中
  • Ocean University of China
  • No. 1299, Sansha Road, Shuhuangdao District, Qingdao City, Shandong Province
  • 13:09 (UTC +08:00)

Highlights

  • Pro

Block or report dongshigang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. systolic-NN-accelerator-on-FPGA-with-metrics systolic-NN-accelerator-on-FPGA-with-metrics Public

    Forked from ANIL-RONGALA/systolic-NN-accelerator-on-FPGA-with-metrics

    Designing and implementing a scalable systolic-array neural-network accelerator (4×4 PE array, tile-based mat-mul) in SystemVerilog; verified with a Python golden model and SystemVerilog testbench …

    Verilog 1

  2. VAR-CLIP VAR-CLIP Public

    Forked from daixiangzi/VAR-CLIP

    Implements VAR+CLIP for text-to-image (T2I) generation

    Python 1

  3. bilibili_repository bilibili_repository Public

    Forked from huangyf2013320506/bilibili_repository

    放b站视频的一些文档和代码 @堂吉诃德拉曼查的英豪

  4. Booth4_wallace_MULT16_16 Booth4_wallace_MULT16_16 Public

    Forked from lauchinyuan/Booth4_wallace_MULT16_16

    A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction

    Verilog

  5. Radix-4_Booth_Multiplier Radix-4_Booth_Multiplier Public

    Forked from BelfortXP/Radix-4_Booth_Multiplier

    Verilog

  6. hardware-multiplier-architectures hardware-multiplier-architectures Public

    Forked from arvkr/hardware-multiplier-architectures

    Verilog implementations of 6 different hardware multiplier architectures

    Verilog