-
Ocean University of China
- No. 1299, Sansha Road, Shuhuangdao District, Qingdao City, Shandong Province
-
13:09
(UTC +08:00) - https://www.ouc.edu.cn/
Highlights
- Pro
Popular repositories Loading
-
systolic-NN-accelerator-on-FPGA-with-metrics
systolic-NN-accelerator-on-FPGA-with-metrics PublicForked from ANIL-RONGALA/systolic-NN-accelerator-on-FPGA-with-metrics
Designing and implementing a scalable systolic-array neural-network accelerator (4×4 PE array, tile-based mat-mul) in SystemVerilog; verified with a Python golden model and SystemVerilog testbench …
Verilog 1
-
VAR-CLIP
VAR-CLIP PublicForked from daixiangzi/VAR-CLIP
Implements VAR+CLIP for text-to-image (T2I) generation
Python 1
-
bilibili_repository
bilibili_repository PublicForked from huangyf2013320506/bilibili_repository
放b站视频的一些文档和代码 @堂吉诃德拉曼查的英豪
-
Booth4_wallace_MULT16_16
Booth4_wallace_MULT16_16 PublicForked from lauchinyuan/Booth4_wallace_MULT16_16
A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
Verilog
-
Radix-4_Booth_Multiplier
Radix-4_Booth_Multiplier PublicForked from BelfortXP/Radix-4_Booth_Multiplier
Verilog
-
hardware-multiplier-architectures
hardware-multiplier-architectures PublicForked from arvkr/hardware-multiplier-architectures
Verilog implementations of 6 different hardware multiplier architectures
Verilog
If the problem persists, check the GitHub status page or contact support.